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ABSTRACT 
A Strobed Data Output Buffer for a" 2K X 8 Static 
NMOS RAK has been developed.  A novel application of 
dynamic memory .techniques to a static memory design 
resulted in an overall improvement in the speed-power 
product.  An analysis of the circuit is presented, as well 
as design considerations, circuit simulations, and exper- 
imental results.  The output buffer provides valid output 
data 35 ns maximum after valid data appears on the internal 
I/O lines, over the operating range of the memory.  During 
a deselect mode, the data out circuitry consumes no more 
than 14 mW of power. 
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I.  INTRODUCTION 
Static Random-Access Memories (RAMs) have found 
increasing use in microprocessor-based operating systems. 
This application lends itself to an 8 bit byte-wide memory 
organization.  The design and operation "of a Strobed Data 
Output Buffer for a 2K x 3 Static NMO.S RAM will he dis- 
cussed.  A block diagram of the memory is..shown in Figure. 1. 
Data output from eight 2048 x 1 bit memory arrays 
mus-t be buffered to off-chip circuitry.  The requirements 
of the Data Output Buffer are that it should be able to 
drive the input of a low power TTL gate and 50 pf of 
capacitance.  It must do this over the required range of 
system voltage, temperature, and processing variations. 
The circuit should also consume minimum power since eight 
buffers are required.  A Data Output Buffer that meets 
these requirements is presented. 
The complete Data Output Circuitry consists of a Data 
Output Strobe Circuit and a Data Output Buffer.  The Data 
Output Strobe is a novel application of dynamic memory 
techniques to a static memory design.  A design concept 
called "address transition activation"   allowed the use 
of strobed/dynamic circuitry while, making the part look 
static to the user.  Any address transition initiates a 
new cycle.  The transition is detected and generates a 
signal which sets off a series of clock pulses.  The series 
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of pulses are combined to provide a timing edge from which 
the data output strobe signal can be generated.  A retrig- 
gerable monostable multivibrator guarantees a minimum 
duration precharge period before generating the strobe 
signal.  This precharge period is used for charging dynamic 
nodes in the Data Output Circuit which are then "boot- 
(2) 
strapped"   when the data output strobe signal is gener- 
ated.  The enhanced drive capability provided by the 
"v.. i        "bootstrapping" allows smaller size, devices to be used 
than would have been possible using strictly static cir- 
cuits. The result is circuitry that requires both less power 
and less area.  All eight Data Output Buffers are con- 
trolled by a single Data Output Strobe Circuit.  The Data 
Output Strobe Circuit contains all the control logic for 
the Data Output Buffers. 
The results obtained can be applied to larger static 
memory designs where area, speed, and power are even more 
critical.  The reduced area requirements and improved 
speed-power product of the Strobed Data Output Buffer 
would be valuable assets to a larger scale design. 
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II.  THE MOS-BIPOLAR INTERFACE 
The output buffer source and sink current design goals 
are:        ") 
Output "1" Level: 
2.4V min @ 1mA 
Output "0" Level: 
0.4 V max @ 3mA 
i 
The above figures represent the input level require- 
ments for a low power TTL circuit.  From a design standpoint 
the TTI* requirements are the most stringent.  MOS circuits 
require essentially no current source or sink capability 
from the output buffer.  The actual design has included a 
0.1V margin on both the "1" and "0" levels.  For design, 
simulation, and testing purposes an equivalent resistive 
load network can replace the actual TTL input circuit.  Two ** 
driver transistors are required in the output buffer, one 
driver to source current and one to provide a current sink. 
An effective on-resistance for each device can be calculated 
from the required currents and voltages.  The system power 
supply specification is 5V + 10% plus an additional + 0.1V 
for end of life degradation.  The V, minimum voltage is 
then 4.4V. 
A basic TTL inverter circuit and a equivalent resistive 
circuit are shown in Figure 2.  Note that when the sink 
driver is on the source driver is off and conversely,  The 
- 4 - 
). 
effective on-resistances are as follows: 
R3 = *-4v- 2;5V = 1900 "n 
(1 x 10 J)A 
R4 = ^^— - 100 ft 
(3 x 10 J)A 
The equivalent source and sink current-voltage rela- 
tions earn be developed from the circuits shown in Figure 3. 
The equations describing the equivalent source and sink 
currents are: 
Sink:    I, = 3 x 10_3A + I0 1 2. 
4.4V - V3V = 3 x 1Q-3A + .3V 
Rl J  A  J.W    «   ■     R2 
Source:  I, = 1 x 10 A + I- 
2^V . x  x 10-3A + 4.4V- 2.5V 
Solve the simultaneous equations for Rl and R2.  The 
results are: 
Rl = 1,240 0 * ■ 
R2 = 980 0   ■  - 
Adding an external capacitance of 50 pf, results in 
the final equivalent circuit of a TTL input shown in 
Figure 4.  The 50 pf of load capacitance is an industry 
standard to represent package, fixture and device capa- 
citive loading.  This circuit was used for all design 
and simulation work. 
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A Thevenin equivalent resistive circuit was included 
in a bench test set used for testing the 2K x 8 RAM.  The 
Thevenin equivalent resistance is simply Rl in parallel 
with R2 or 547 ohms.  The Thevenin voltage source is 
determined by the following expression: 
V_ .  .  - V  x ■  980 Thevenin   cc   980 + 1240 
If V„„ = 4.4V: cc 
V ,    .  = 1.9^V Thevenin  +•»-* 
The resulting circuit is only a single resistor in 
series with a voltage source. One side of the resistor 
is tied to a RAM data in/data out lead. 
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III.  LOGIC FUNCTIONS OF DATA OUT CIRCUIT V_ 
The 2K x 8 Static RAM uses eight common Input/Output 
(I/O) lines.  That is, data both inputs and outputs on the 
same lead for each I/O section:  It is, therefore, necessary 
to control the states of the data out buffer into three 
catagories: . 
1) Pull-up transistor on; Pull-down transistor 
off; Reading a "1". 
2) Pull-up transistor off; Pull-down transistor 
on; Reading a "0". 
3) Both pull-up and pull-down transistors off. 
Output tri-stated. 
In the tri-state mode the data' input being applied will 
only encounter a reverse biased P-N junction instead of 
active devices pulling high or low.  The state of the output 
buffer is directly controlled by the following three circuit 
functions:. 
1) CEB (Chip Enable) - This function deselects the 
entire memory, except the array, resulting in 
a power savings in standby condition.  The output 
buffer must be tri-stated in this mode. 
2) CS (Chip Select) - The chip select function 
keeps the output buffer tri-stated and prevents 
writing of the memory.  Fast access is available 
upon reselection. 
- 7 - 
3)  OEB (Output Enable) - This function provides fast 
access and keeps the output buffer tri-stated. 
Figure 5 shows the logic diagram of a basic output 
buffer and the corresponding truth table. ^ 
/ 
\ 
c 
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IV.  DESIGN CONSIDERATIONS 
A.  Driver Device Sizes 
The 2K x 8 memory organization requires eight data 
output buffers. The current and voltage drive specifi- 
cation for the output drivers requires them to be rather 
(3) large.  From the following equationsv ' for MOS transis- 
tors drain current, the minimum size driver transistors 
can be calculated to meet the quiescent I-V specifications: 
X
-      
XD  "   3[(VGS   "   V    (VDS>    "   VDS2/2] 
FOr
 lVGS " VTI > lVDSl 
2
'      
ID  =  f[VGS^V2 
« 
For   |VGS   -  VT|    <   |VDS 
and:
      
VT  =  VFB  +   2*f   +   a2 
ox 
where V„B is the flat band voltage, 2cf>f is the total 
band bending,.and Qa/C   is the bulk voltage due to 
depletion and.fixed charge, and: 
]i c  w 
3 =  2£— 
where \x  is the. electron mobility in the channel, C   is J ox 
the gate capaditance per unit area, W is the channel width, 
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and L is the effective channel length. 
By considering temperature variations (0°C->- 8 5°C) , 
and process variations, the minimum size pull down tran- 
sistor can be calculated as follows: 
IDS = 3 raA @ 0.3V (guard banded) 
VDS * °~3V 
V^e = 4.4V (V,„ minimum) bo CC 
V  = 1.3V (maximum) 
lVGS " V > lVDS 
^ 
=
 
3[(VGS - V (VDS> " VDS2 /2] 
2 
3 x 10"3A = 3[(4.4V - 1.3V) (0.3V).- (0^3V) ] 
3 min. = 3,300 ymho/V 
If li C  =15.2 ymho/V (@ 85°C) and L » 2.4 ym (max.) OX 
then: 
w „ 13^001(2^4). = 521' 
If we assume that the actual process technology re- 
quires a photo-lithographic channel length of 3 ym printed 
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for an effective 2 ym nominal channel, then the minimum 
device gate area will be: 
Agate (min) = (3 ym) (521 ym> 
2 
v = 1563 ym 
The calculated gate area corresponds to an approximate 
gate capacitance of 1 pf.  The driver gate capacitance is 
important since it is reflected back to the preceding con- 
trol logic circuitry.  The control logic circuitry must 
charge and discharge this capacitance within the timing 
specifications. 
B.  Timing and Power 
The design goal for data output buffer timing was to 
provide valid output data 35 ns after valid data appeared 
on the internal I/O lines.  This timing specification had 
to be met at V  = 4.4V/ Temp. - 85°C, and worst case pro- 
c c 
cessing. 
Another design restriction was' that, during a deselect 
mode, all data out circuitry consume no more than 14 mW of 
power.  The power specification had to be met at V  = 5.6V, 
uu 
Temp. = 0°C, and best case processing.  This combination of 
parameters represents the worst case power condition for 
the RAM.  The low power consumption requirement dictated 
the need for'consolidation of data output logic control 
functions.  Obviously repeating^-the output control logic 
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X 
circuitry-eight times would greatly increase the power 
consumption.  It was decided that a single central logic 
control circuit could be used to control eight simplified' 
data output circuits. 
The data output circuit only accepts the internal I/O 
line information and a control signal from the one logic 
control circuit.4 As discussed in the introduction, the 
transition-activated circuitry used in this memory provided 
a convenient timing reference for controlling the output 
logic. Implementing the data out circuitry with purely 
static techniques would require large devices with high 
power dissipation to drive the capacitive loading of the 
i* 
output drivers.  The timing reference pulse allowed dynamic 
memory circuit techniques to be used which improved the 
speed-power product in the active mode and minimized the 
standby .power. 
C.  Process Technology 
The fabrication process is basically a single level 
polysilicon gate, n-channel technology.  Ion implantation 
techniques are used to control device thresholds (VT), field 
region thresholds, and source/drain doping.  The single 
level polysilicon is selectively doped to produce both high 
resistivity load resistors in the memory cells plus low 
resistivity runners and gates.  The integrated circuits were 
fabricated on the Western Electric - Allentown MOS process 
line. 
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V.  .STROBED DATA OUTPUT BUFFER 
A.  Memory Read Operation 
A brief description of a read operation is necessary 
to the understanding of the data output buffer circuitry. 
Refer to the system block diagram Figure 1.  Binary row 
and column address information is decoded.  The decoded 
address signals select data from eight 2048 x 1 bit memory 
arrays.  Transition detection circuitry provides a series 
of internal clocks which are used to: 
1) Recover the bit lines to one threshold 
below V 
2) Precharge and strobe the bit and word 
decoders. 
3) Strobe the sense amplifiers. 
4) Strobe the data output circuits. 
When a row or column address transition is detected, 
a retriggerable monostable multivibrator provides a guar- 
anteed delayed strobe pulse to the sense amplifier and data 
output circuits. 
The sense amplifier is a depletion-load cross-coupled 
flip-flop which is connected directly across each pair of 
internal I/O lines.  The sense amplifiers are enabled by 
the Sense Amplifier Strobe (SASTR) signal.  The SASTR signal 
is only generated after a fixed delay which is timed from a 
valid row and column selection.  During the delay period, 
the internal I/O lines are recovered to Vcc potential 
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through the sense amplifier depletion loads and the selected 
data is impressed on the I/O lines.  After the fixed delay 
the sense amplifiers are strobed "on" and full MOS signals 
are developed on the I/O lines.  The data on the eight 
pairs of I/O lines is routed to its respective Data Output 
Buffer. 
B. Data Output Circuitry 
The complete circuitry required for the data output 
function is composed of a Data Output Strobe Circuit and 
eight Data Output Buffers.  A block diagram of the output 
circuitry is shown in Figure 6.  Note that the Data Output 
Strobe Circuit (DOSTR) receives control signals from the 
sense amplifier strobe, CEB, OEB, and CS.  The DOSTR signal 
is a function of all these controls.  That is, the memory 
must be: 
1) Enabled (CEB low) 
2) Selected (CS high) 
3) Output Enabled (OEB low) 
4) Sense amplifier must be strobed (high) - 
read mode. 
before a DOSTR signal is generated. DQO through DQ7 are 
the common I/O lines in and out of the integrated circuit. 
C. Data Output Strobe Circuit 
The Data Output Strobe Circuit is shown in Figure 7. 
Five control signals are applied to this circuit.  Comple- 
mentary signals CE3 and CE3B are used for powering down the 
- 14 - 
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circuit when the memory is not selected.  Devices Ql, Q8, 
and Q10 are special lightly implanted depletion type 
devices which are only slightly conducting when their 
gates _are at Vgs potential.  They improve the overall 
speed-power product of the memory.  Driver transistors 
Q4 and Q13 assure that critical gate nodes are held low 
so that standby current is minimized.  The SASTR signal 
is applied to the gate of device Q3.  The SASTR signal 
inhibits the DOSTR signal until a valid read condition 
occurs. 
A normal MOS level discriminating inverter such as 
depletion load, device Q2 and enhancement driver device Q3 
have a beta (3) ratio of 4. That is:' 
^ - 4 
Power down device Ql has a 3 of twice that of Q2's. 
The Output Enable (OEB) signal originates directly 
from external circuits which may be TTL or MOS levels.  A 
ten to one beta ratio inverter consisting of Q6 and Q9 
transforms OEB TTL levels to full MOS levels at Node 4. 
The Chip Select (CSB) signal is a full MOS level 
signal generated at the CS buffer.  The CSB signal is 
applied to the gate of Q7 in the DOSTR circuit.  Enhance- 
ment driver devices Q5',   Q6, and Q7 along with depletion 
load device Q9 provide a logical NOR function.  Both OEB 
and CSB must be logic "0"'s to allow the DOSTR signal to 
occur. 
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Power staging is performed with enhancement devices 
Ql-2 and Q13 together with depletion load devices Qll and 
Q14. The device sizes were chosen to drive the runner and 
gate capacitance of eight Data Output Buffers.  Device Ql*6 
is an enhancement driver device with its gate driven by 
Node 2.  The reason for this is to provide fast pull down 
of the DOSTR signal when SASTR goes low. 
A Data Out Tri-State (DOTS) signal is generated along 
with the DOSTR signal.  The purpose of the DOTS signal is 
to keep the data output drivers tri-stated (high Z) until 
a DOSTR signal is generated.  DOTS is the complement of 
DOSTR. 
D.  Data Output Buffer 
A schematic of one of the eight Data Output Buffer 
(DOBUF) circuits is shown in Figure 8.  The DOSTR signal 
is connected to the common source (drain) node of devices 
Q26 and Q27.  A DOBUF is connected directly across each 
pair of internal I/O lines (10 and IOB).  During a read- 
cycle either the I/O or the I/O bar line will go low (both 
are normally high).  Either Node 7 or 8 will remain high, 
depending on the data.  The transition detection circuitry 
always insures that both of the I/O lines stay high long 
enough to precharge Nodes 7 and 8 through low gain devices 
Q19 and Q2 0. 
The DOSTR signal remains low until a valid read con- 
dition occurs and the SASTR signal is developed.  The DOSTR 
- 16 - 
signal then goes high and is capacitively coupled to 
Node 7 or 8, through the gate, overlap capacitance of device 
Q26 or Q27.  The node that was high (7 or 8) will be "boot- 
strapped" to a voltage higher than Vcc for a time period 
determined by the sub-threshold leakage of device Q19 or 
Q2.0 and the node capacitance of Node 7 or 8.  The junction 
leakage of Node 7 or 8 also contributes to the loss of 
charge.  The total voltage can be expressed by: 
Assume Node 7 was high - 
Original voltage - V  - V^ = V7 
Q7 - 
or
 
Vcc " VT - 57 
New voltage = ^7 + AQ 
where Q_ is the charge at Node 7, Ch, is the' capacitance at 
Node 7, and AQ is "bootstrapped" charge.  A nominal "boot- 
strapped" node voltage is about 7.5 V (V  = 5V) .  Device 
Q26 or Q27 is turned on hard; which, in turn, raises the 
gate voltage of either Q31 or Q32 to the DOSTR level (V  ). 
The added "bootstrapping" effect allows the large size 
output driver devices, Q31 and Q32, to be turned on within 
the required response time using relatively small driver 
transistors. 
The "bootstrapped" node voltage eventually decreases to 
V  - Vm.  At this time small depletion load devices, cc   T 
- 17 - 
J 
Q23 or Q29, hold the driver gate potential at V  .  Enhance- 
ment driver devices, Q24 and Q30, are connected in a cross- 
couple arrangement that keeps the unselected output driver 
device turned off.  Devices Q25 and Q28 keep the output 
drivers turned off during a write mode when the internal I/O 
„ lines are changing levels.  Devices Q18, Q21, and Q22 have 
their gates driven by CE3B.  During the deselect mode, CE3B 
goes high and turns on these enhancement type drivers.  They 
maintain critical nodes at V  potential to minimize standby 
s s 
power dissipation. 
Q32 provides "0" level drive capability of 3mA @ 2.4v 
and Q31 provides "1" level drive capability of 1mA @ 0.4v. 
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VI.  CIRCUIT PERFORMANCE 
A. Design Evaluation 
Circuit performance was evaluated by a Bell Labor- 
atories proprietary version of a computer circuit analysis 
(4) 
program called SPICE   .  The circuit was simulated over 
the operating temperature range of 0°C to 85°C and V  power 
supply range of 5V + 10%.  The various processing parameters 
were also varied over their expected ranges for simulation 
purposes. 
The circuit was optimized, using SPICE, to meet the 
required design goals before actually laying out the inte- 
grated circuit. The predicted performance parameters are 
listed in Table 1. 
The circuit layout was done using an interactive lay- 
out design aid.  Each device in the circuit was layed out 
individually to minimize parasitic capacitance on circuit 
nodes.  The output driver devices were placed as close as 
possible to the bond pads to minimize voltage drops and 
metal runner widths. 
B. Measurements 
Actual 2K x 8 Static RAM integrated circuits were 
fabricated using the Strobed Data Output Buffer circuit. 
A manual bench test set was used to verify the design. 
The Output Enable (OEB) signal only goes to the DOSTR cir- 
cuit and therefore provides a convenient timing reference 
for evaluating the output circuit performance. 
- 19 - . 
The OEB access time was measured over the operating 
temperature range and V  power supply range.  The measured 
OEB access time Vs temperature is shown in Figure 9. 
Figure 10 shows the OEB access time Vs V  .  A noted 
cc 
increase in OEB access time (Figure 9) can be seen as the 
temperature is increased.  This is due to a reduction in 
gain of the MOS transistors.  As previously shown, the (3 
of a device is a function of the electron mobility (y). 
The mobility decreases with temperature in proportion to 
T"2'5. 
The equivalent TTL resistive load circuit was used 
for evaluating the Data Output Buffer "1" and "0" voltage 
levels.  Figure 11 shows the output "1" and "0" levels as a 
function of V  .A greater effect of V  variation can be' 
cc cc 
seen on the "1" level because a "1". is pulled toward the 
varying voltage.  A secondary effect is that the pull-up 
transistor is always operating in the saturation region 
(|Vrg - Vm| <_ |Vnq|) where the drain current varies as 
the square of the gate to source voltage.  Figure 12 
shows the output "1" , level as a function of temperature 
from 0°C to 85°C.  The "0" level variation with temper- 
ature is shown over the same range in Figure 13.  Both 
plots were obtained with V  supply at 4.5 volts.  A slight 
degradation in both output levels can be seen over the 
temperature range. "This effect is due to the mobility 
reduction associated with increasing temperature. 
- 20 - - 
"-> 
r— 
VIII.  CONCLUSIONS 
A Strobed Data Output Buffer for a 2K x 8 Static NMOS 
RAM has been designed and fabricated.  Dynamic memory 
"bootstrapping" techniques were applied to a static design 
resulting in a fast, low power circuit.  Design goals were 
met over the operating range of the RAM.  Integrated cir- 
cuits, that used this output buffer, were fabricated and 
characterized. 
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TABLE 1 
SIMULATED CIRCUIT PERFORMANCE 
' 
Simulated Valid 
Data Time from 
Vcc Process Temp. Internal I/O Change 
5.0V Nominal 25°C 17 nsec 
4.4V Worst 85°C 35 nsec 
5.6V Best 0°C 10 nsec 
Standby Power 
5.6V Best 0°C 7.2 8 mW 
NOTE Worst Case Processing = High VT 
Low Mobility 
Highest Node Capacitance 
Best Case Processing = Low V 
High Mobility 
Lowest Node Capacitance 
- 22 - 
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